Measuring and Characterizing Cache Coherence Traffic
نویسندگان
چکیده
Cache coherence protocols for sharedmemory multiprocessors have been well-studied. Here we present a trace-driven cache simulator used to derive network traffic statistics for three simple coherence protocols and three directory formats. Results for the SPLASH benchmarks are compared with published results and found to be in agreement. A short discussion of the strengths and weaknesses of each coherence scheme ensues.
منابع مشابه
An Adaptive Coherence Replacement Protocol for Web Proxy Cache System
As World Wide Web usage has grown dramatically in recent years, so has grown the recognition that Web caches (especially proxy caches) will have an important role in reducing server loads, client request latencies, and network traffic. In this paper, we propose an adaptive cache coherence-replacement scheme for web proxy cache systems that is based on several criteria about the system and appli...
متن کاملTime Domain Performance Evaluation of Adaptive Hybrid Cache Coherence Protocols
Abstruct -Adaptive hybrid cache coherence protocols use both the write-invalidate mechanism and the write-update mechanism to maintain coherence among copies of data objects. Each of these protocols implements a decision function that chooses the appropriate mechanism in order to improve their performance. I n most existing solutions, decision functions are based on communication traffic. Moreo...
متن کاملAlgorithms for categorizing multiprocessor communication under invalidate and update-based coherence protocols
In this paper we present simulation algorithms that characterize the main sources of communication generated by parallel applications under both invalidate and updatebased cache coherence protocols. The algorithms provide insight into the reference and sharing patterns of parallel programs and into the amount of useless traffic entailed by each coherence protocol. Under an invalidate-based prot...
متن کاملCCNoC: On-Chip Interconnects for Cache-Coherent Manycore Server Chips
Manycore chips are emerging as the architecture of choice to provide power-scalability and improve performance while riding the Moore’s law. On-chip interconnects are increasingly playing a pivotal role in powerand performancescalability of such microarchitectures. As supply voltages begin to level off in future technologies, chip designs in general and interconnects in particular are resorting...
متن کاملImpact of Cache Coherence Protocols on the Power Consumption of STT-RAM-Based LLC
To gain higher density and lower leakage, STT-RAM has been considered an alternative to SRAM for implementing last-level caches (LLCs). However, STT-RAM requires high write energy to program. Consequently, frequent write-backs from the upper-level caches or cache fills from the main memory will result in high LLC power. Both the broadcast and write-back traffic are affected by the cache coheren...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006